



LVDS Testing System

SLT Testing Procedure




HPC MTS-LVDS System



- Main HMI



- Tool Kit




- Sort out the fail Chip
- Friendly HMI
- Directly to show what we capture
- Tool Kit: for R/D to analyze the pixel difference

Specification	
<i>Input Port</i>	Dual LVDS Quad LVDS for 3D/120HZ (Option)
<i>Resolution</i>	1080P@60 1080P@120 (Option)
<i>Pixel Color Depth</i>	8 / 10 bit
<i>Pixel Clock Rate</i>	Dual LVDS(Single Port) 1920(2200)*1080(1125)*60Hz=148.5MHz max Quad LVDS(Dual Port) (Option) 1920(2200)*1080(1125)*120Hz=270MHz max
<i>Support Data Format</i>	VESA / JEIDA
<i>Audio Input</i>	Line-In(Stereo)
<i>Serial Port</i>	RS232 with Handler x 1 RS232 with Test Board x 2


System Level Tester

Multi-Channel A/V Testing System

HPC MTS-3Ch System



- Sort out the fail Chip
- Friendly HMI
- Capture Video & Audio Synchronously



- Main HMI



- Recipe Setting



Specification	
Video Signal	CVBS, YPbPr to CVBS, HDMI to CVBS
Video Format	NTSC, PAL
Resolution	NTSC: 640x480 (Max) PAL: 720x576 (Max)
Frame Rate	NTSC: 29.97 Frame / sec PAL: 25 Frame / sec
Audio Input	Line-In (Stereo)
Input Port	CVBS port x 3 Line-In port x 2